By using a quadratic compensation slope, a CMOS current-mode buck DC-DC converter with constant frequency characteristics over wide input and output voltage ranges has been developed. The use of a quadratic slope instead of a conventional linear slope makes both the damping factor in the transfer function and the frequency bandwidth of the current feedback loop independent of the converter's output voltage settings. When the coefficient of the quadratic slope is chosen to be dependent on the input voltage settings, the damping factor in the transfer function and the frequency bandwidth of the current feedback loop both become independent of the input voltage settings. Thus, both the input and output voltage dependences in the current feedback loop are eliminated, the frequency characteristics become constant, and the frequency bandwidth is maximized. To verify the effectiveness of a quadratic compensation slope with a coefficient that is dependent on the input voltage in a buck DC-DC converter, we fabricated a test chip using a 0.18 μm high-voltage CMOS process. The evaluation results show that the frequency characteristics of both the total feedback loop and the current feedback loop are constant even when the input and output voltages are changed from 2.5 V to 7 V and from 0.5 V to 5.6 V, respectively, using a 3 MHz clock.
Introduction
With the proliferation of mobile devices, current-mode DC-DC converters have become increasingly important. In such devices, LSIs are repeatedly powered on and off as DC-DC converter loads. The settling time when the DC-DC converter's load current suddenly changes is important because it determines the system speed. A DC-DC converter with a current feedback loop in addition to a voltage feedback loop offers a wide frequency bandwidth and is suitable for applications. The frequency bandwidth is widened by the current feedback loop; this extension shortens the converter's settling time [1] . However, this current feedback loop needs slope compensation to maintain its stability when the duty ratio of the control pulse of a switching transistor exceeds 50%. Thus, a linear slope compensation scheme was adopted, but the loop frequency characteristics and the stability criteria change depending on the converter's input and output voltage settings. The amount of slope compensation should be adjusted depending on the usages of the converter. To obtain uniform stability criteria, we have proposed the use of a quadratic shape as a compensation slope so that the loop frequency characteristics of the current feedback loop become constant and so that the frequency bandwidth becomes wide enough to realize a fast and constant settling time, even when the input and output voltage settings of the DC-DC converter change [2] . The advantage in using a quadratic compensation slope is that the transfer function of the current feedback loop, and as a result, the total feedback loop, becomes unified without depending on the duty ratio change once the loading condition is set. This means that the transient response and the frequency characteristics of the proposed current-mode buck DC-DC converter do not change at any time for different input and output voltage settings. However, our previous works were based on ICs fabricated using a standard 0.35 μm CMOS process, which limited the maximum supply voltage to 3.3 V. The verified input voltage range was only from 2.5 V to 3.3 V. In the present study, we verified the usefulness of a quadratic compensation slope for much wider ranges of input and output voltages, such as from 2.5 V to 7 V for the input voltage and 0.5 V to 5.6 V for the output voltage, using a 0.18 μm high-voltage CMOS process. After the above changes, the buck converter can operate with a Li-Ion battery and/or a series of two to four of alkaline battery cells. It can drive low-voltage DSPs and processors that are used in devices such as PDAs, pocket PCs, and smartphones.
In Sect. 2, the designed current-mode buck DC-DC converter is introduced. In Sect. 3 we explain why quadratic compensation is necessary and we analyze the frequency characteristics of a current feedback loop with a quadratic compensation slope. In Sect. 4 we show the circuits used for producing a quadratic compensation slope with coefficients that are dependent on the input voltage. In Sect. 5 we verify the effectiveness of the quadratic compensation slope from the evaluation results of the fabricated chip. Section 6 concludes this study. feedback loop. In the voltage feedback loop, the attenuated output voltage is sensed by comparison with a reference voltage, V ref , at the inputs of the error amplifier, and the difference voltage is amplified. The output voltage, V c , of the error amplifier is applied to the negative terminal of the PWM comparator. In the current feedback loop, the current, which is proportional to the inductor current, is detected by a current detection circuit, and the compensation current from the slope compensation circuit is added to it. The combined current is then applied to the positive terminal of the PWM comparator in a voltage form, V i , after current-to-voltage conversion. The pulse width of the control pulse for the DC-DC converter to regulate is decided by comparing these two voltages, V c and V i .
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Stability and Frequency Characteristics of the Current Feedback Loop with a Quadratic Compensation Slope
Necessity of a Quadratic Compensation Slope
When the time period of charging the inductor L by turning on the PMOS power transistor M p in Fig. 1 is more than 50% of the total time of charging plus discharging, which is denoted by the duty ratio D, slope compensation becomes necessary in the current-mode DC-DC converter. Otherwise, the DC-DC converter falls into an unstable state by the sudden change of the output current. Figure 2 is a conceptual illustration of the relationship between the slope voltage V i , which is proportional to the inductor current, and the output voltage V c of the error amplifier. These waveforms are equivalently applied to inputs of the PWM comparator. Now, consider a step current change in an inductor. The current change is converted to a voltage and produces a voltage change ΔV 1 in the slope voltage. For a sudden current change to be settled, ΔV 2 , which is the voltage change after one clock cycle, must be smaller than ΔV 1 . This can be written in the form of Eq. (1), and the condition for m c becomes as shown in Eq. (2). 
Equation (2) indicates that the slope m c needs to be increased linearly as the duty ratio D increases, provided that V in and K c f b are given. Thus, the conclusion here is that the waveform for the compensation slope should be quadratic in terms of the change in the duty ratio D.
Damping Factor and Transfer Function of the Current Feedback Loop
We can calculate the transfer function of the feedback loop in a buck DC-DC converter using the block representation of a small-signal equivalent transfer function as shown in Fig. 3 . T cm is the transfer function from the feedback voltage to the duty ratio, T ps is the transfer function from the duty ratio to the inductor current, H e (s) is the sampled-data transfer function, Z CR is the impedance of the output capacitor C and the load resistor R L in parallel, β is the voltage-dividing ratio between resistors R f 1 and R f 2 in Fig. 1 , and A err (s) is the small signal transfer function of the error amplifier. The transfer function of the total loop G(s) becomes
where A err (s) · β is given by
where A is the open-loop gain of the operational amplifier in Fig. 1 and
T ps is given by
and H e (s) is given by
where ω n = π f s and Q z = −2/π. This approximation model is exact from dc to half the switching frequency [3] .
Linear Compensation Slope
Next, the transfer function of the current feedback loop, enclosed by the dashed rectangle in Fig. 3 , is formulated. When the linear compensation slope is used, T cm(lin) becomes
as shown in Fig. 4 (a). Here, m c is the coefficient of the linear compensation slope, f s is the converter's clock frequency, and m 1 is the slope, which is proportional to the inductor current after the conversion into voltage in the current detection circuit. m 1 is given by
is the current-to-voltage conversion ratio from the inductor current I L to V i when there is no compensation slope. As a result, the closed-loop transfer function of the current feedback loop becomes Equation (9) indicates that the current feedback loop of a buck DC-DC converter is in the form of a second-order low-pass filter with a gain of 1/K c f b . The damping factor ζ governs the stability and frequency characteristics of a second-order low-pass filter, and it is written as
Equation (9) shows that the current feedback loop becomes unstable when ζ becomes negative, because at least one of the pole positions of Eq. (9) falls in the right half plane. This means that ζ must be at least positive to stabilize this feedback loop. The frequency characteristics given by Eq. (9) are shown in Fig. 5 . Figure 5 shows that a significant peak arises in the gain characteristics at half of the switching frequency when ζ approaches zero. It is likely to occur socalled a sub-harmonic oscillation. The switching frequency f s is chosen to be 4 MHz in Fig. 5 . In order to not have this peak, ζ must be greater than 1/2. On the other hand, when ζ becomes larger than 1/2, the frequency bandwidth of the current feedback loop decreases. For example, when ζ = 5, the −3 dB frequency bandwidth becomes approximately one-tenth of that when with ζ = 1/2, as seen in Fig. 5(a) . From a stability stand point, ζ of 1/2 is desirable. From Eq. (10), the m c that satisfies the relation ζ ≥ 1/2 becomes
It is clear in Eq. (11) that m c is dependent on both V in and V out . This means that we need to set the m c value each time when the usage of the input and output voltages of the DC-DC converter changes. It is typical to choose the maximum m c value that satisfies Eq. (11) all the time for the different V in s and V out s. As a result, ζ in Eq. (9) becomes much larger than 1/2 and the frequency bandwidth of the current feedback loop decreases.
Quadratic Compensation Slope
It is necessary to examine two cases where the quadratic compensation slope is used: a case of a small duty-ratio change and a case of a large duty-ratio change. When considering the former change, that is, the steady state, the waveform of V i becomes like that shown in Fig. 4(b) and the change in the duty ratio follows the quadratic line. V i is expressed as
where m c is the coefficient of the quadratic compensation slope, and V i0 is the voltage of V i at time zero. When V c increases or V c decreases by the amount of Δv f , we obtain
of course, assuming that Δd is sufficiently small relative to D. In this case, T cm(qad) is given by
Note that only T cm becomes different from the case of the conventional linear compensation slope. Substituting Eq. (14) into Eq. (9), we obtain
where ω n = π f s . Again, ζ must be greater than or equal to one half and then m c becomes
Considering the case with a large duty-ratio change, we need to prepare for such a case of ΔD = 1. From Eq. (16), it is found that m c is dependent not on the output voltage but on the input voltage. In preparation for a large amount of disturbance, the effective slope value should be increased a little bit, and therefore, we choose m c as
By substituting Eq. (17) into Eq. (15), a constant ζ value of π/4 is obtained. It is obvious that the frequency bandwidth of the current feedback loop does not change at any time.
Making the compensation slope quadratic and its slope coefficient V in -dependent, the damping factor becomes to remain constant for both V in and V out changes, as seen in Fig. 6. Figure 6(a) shows the V in dependence of the damping factor ζ when the duty ratio changed. Figure 6(b) shows the V out dependence of the damping factor ζ when the duty ratio is changed. When a linear slope is used, the damping factor ζ changes as the duty ratio changes. This is equivalent to changes in the frequency characteristics depending on the input and output voltage settings.
In contrast, the damping factor becomes fixed at π/4 when the input-voltage-dependent quadratic slope is used. Completely unaltered frequency characteristics are expected to be obtained.
Circuit Implementation
Current Detection Circuit
The proposed CMOS current-mode buck DC-DC converter should have a constant current-to-voltage conversion gain K c f b and a quadratic compensation slope whose coefficient Fig. 7 is a replica of the current detection circuit. The offset cancel circuit inhibits the extra current flow in the resistor R c when SW1 turns off and SW2 turns on. When V in changes, the voltage difference at the inputs of op1 is produced and the current mirror ratio changes. This is due to the imbalance of the circuit in op1. To compensate for the change, the same change is produced in the offset cancel circuit and is subtracted from the current of the current detection circuit.
Circuit for Generating Quadratic Slope
A quadratic slope is generated by the circuit shown in Fig. 8 when M p in Fig. 7 turns on. The circuit of Fig. 8 consists of low-voltage transistors without M sl5 . M sl5 is a middlevoltage transistor to allow the large input voltage of V in . The circuit itself is similar to that described in reference 2. However, we manage to use the middle-voltage transistor where it is truly necessary instead of just replacing all the transistors in the circuit in reference 2, because the middle-voltage transistor occupies a large silicon area and has large parasitic capacitors. In addition to this, the voltage range of the slope voltage V i with a quadratic slope becomes larger than that of V i with a linear slope, particularly when the converter operates under a high duty ratio. To prevent transistors entering into the linear region, the operational amplifier op3 is used instead of cascoded transistors to regulate the current mirror circuit. When M p turns on, switches SWsl1 and SWsl2 in Fig. 8 turn off and the voltage across the capacitor C sl1 begins to increase as time t increases because a constant current I sl1 is applied. As the voltages at the source terminals of M sl3 and M sl4 become equal, the current in the resistor R sl1 also increases in proportion to time t. Then, the current in R sl1 flows in C sl2 and is integrated again. As a result, the voltage across C sl2 becomes proportional to t 2 . The on-resistance of M sl5 is 1/β sl5 (V in − V thsl5 ), and the current I slope becomes
As seen in Eq. (18), the quadratic current, I slope , becomes dependent on the input voltage V in of the converter. This is a desirable feature for our quadratic slope.
Experimental Results
V in Dependence of Frequency Characteristics
A test chip that adopts the proposed quadratic compensation slope was designed, fabricated, and evaluated by using a 0.18 μm high-voltage CMOS process that contains middle-voltage and low-voltage transistors. The middlevoltage and low-voltage transistors allow maximum supply voltages of 7.0 V and 1.8 V, respectively. The external components are an output inductor L(3.3 μH), a capacitor C(9.4 μF), a load resistor R L (24 Ω); feedback resistors R f 1 (39 kΩ), R f 2 (10 kΩ), and R f 3 (2 kΩ); and the feedback elements of the error amplifier C e (100 pF) and R e (240 kΩ) seen in Fig. 1 . The clock frequency is fixed to 3 MHz. Figure 9 shows waveforms at the N LX terminal and the quadratic slope signal V i shown in Fig. 1 where V in , V out , and I out are set to 3.4 V, 2.6 V, and 110 mA, respectively. The square shape of V i (monitor) can be seen. The monitor terminal was prepared to observe the waveform V i . Figure 10 shows the frequency characteristics of the total feedback loop from 1 kHz to 3 MHz(=fs). The total feedback loop consists of the voltage loop, the current loop and Z CR in series. Here, Z CR is the impedance of the output capacitor C and the load resistor R L in parallel. The frequency characteristics are measured by injecting the signal from a 50 Ω resistor, which is connected between the Out terminal and a feedback resistor R f 1 shown in Fig. 1 and by observing the amount of the signal that comes out at the Out terminal. The measurement data were captured by using a Frequency Response Analyzer (FRA) that measures and displays the gain and phase frequency characteristics of the switching converters. There are four curves with different input voltages, 5.3 V, 4.5 V, 3.9 V, and 3.4 V, with duty ratios of 50%, 60%, 70%, and 80%, respectively, of the fixed output voltage of 2.6 V. The unity gain bandwidths for the duty ratios of 50%, 60%, 70%, and 80% are all the same value of 96 kHz. The phase margins at the unity gain frequency for the duty ratios of 50%, 60%, 70%, and 80% are 61 deg, 62 deg, 62 deg, and 62 deg, respectively. The gain and phase frequency characteristics agree very well with each other.
To check the frequency characteristics of the current feedback loop, the measured frequency characteristics of the error amplifier block and the calculated frequency characteristics of Z CR are subtracted from the frequency characteristics of the total feedback loop. The frequency characteristics of both the total feedback loop and the error amplifier block were measured by the FRA. The measured frequency characteristics of the error amplifier block are shown in Fig. 11 . The frequency characteristics of the current feedback loop are obtained by subtracting those of the error amplifier block from those of the total feedback loop, and are shown in Fig. 12 . The frequency characteristics of the current feedback loop do not change depending on the duty ratio. Figure 13 shows the output-voltage dependence of the total feedback loop frequency characteristics. There are four curves with different output voltages, 2.6 V, 3.2 V, 3.8 V, and 4.3 V, with duty ratios of 50%, 60%, 70%, and 80%, respectively, of the fixed input voltage, 5.3 V. When V out was 4.3 V, the feedback resistors and a load resistor of R f 1 (33 kΩ), R f 2 (4.7 kΩ), and R L (39 Ω) were used instead of using R f 1 (39 kΩ), R f 2 (10 kΩ), and R L (24 Ω) when V out Fig. 10 Frequency characteristics of the total feedback loop with V in changes. was 2.6 V, so that the voltage feedback loop frequency characteristics and load current remain under the same condition. Likewise, when V out was 3.8 V, R f 2 (6.4 kΩ), R f 3 (1.4 kΩ), and R L (34 Ω) were used and when V out was 3.2 V, R f 2 (7.8 kΩ), R f 3 (1.6 kΩ), and R L (29 Ω) were used instead of using R f 2 (10 kΩ), R f 3 (2 kΩ), and R L (24 Ω) when V out was 2.6 V.
V out Dependence of Frequency Characteristics
The unity gain bandwidths for the duty ratios of 50%, 60%, 70%, and 80% are all the same value of 96 kHz. The phase margins at the unity gain frequency for the duty ratios of 50%, 60%, 70%, and 80% are 61 deg, 59 deg, 56 deg, and 55 deg, respectively. Again, the gain and phase frequency characteristics agree well with each other. Figure 14 shows the frequency characteristics of the current feedback loop alone. These characteristics were measured in the same way as in the case of Fig. 12 by subtracting the frequency characteristics of the error amplifier block from those of the total feedback loop. The frequency characteristics of the current feedback loop again do not change depending on the duty ratio. all waveforms. The microphotograph of the chip is shown in Fig. 17 . The chip size was 2.5 × 2.5 mm 2 , which has a bandgap reference circuit, a monitoring circuit to observe the quadratic compensation slope and some test element groups. The power efficiency was measured with all of these circuits on it.
The V dd in Fig. 8 is used for the supply of low-voltage transistors. Originally, we designed to use V dd of 1.8 V by producing it from the input voltage V in . However, the thresh- old voltage V th of the low-voltage transistor was higher than we expected, and therefore the V dd was increased to 2.3 V and applied by the external power supply instead. Table 1 summarizes the overall performance of the test chip.
Conclusion
A high-voltage CMOS current-mode buck DC-DC converter has been realized by adopting a quadratic compensation slope. As a result, constant frequency characteristics that do not depend on change in the input and output voltages of the buck DC-DC converter have been realized. These characteristics have been verified by an evaluation of a test chip fabricated using a 0.18 μm high-voltage CMOS process.
